With MyHDL, you can use Python as a hardware description and verification language also you can convert implementation-oriented MyHDL code to Verilog
MyHDL is a free, open-source (LGPL) package for using Python as a hardware description and verification language, hardware designers can use Python’s full power to model and simulate their designs.
MyHDL can convert a design to Verilog. In combination with an external synthesis tool, it provides a complete path from Python to a silicon implementation.
Decaluwe, a founder of a design services firm said, “At Easics, we had been using many different scripting languages, and finally we discovered Python,Python is the most brilliantly designed language I know of. When I left Easics, I thought, ‘Wouldn’t it be nice to use [it] to do hardware design work?”
Latest posts by Content Team (see all)
- IndicThreads Pune 2016 To Equip Developers For A New Age Of Software Development - May 27, 2016
- Java Garbage Collectors – Moving to Garbage First (G1) Collector - May 25, 2016
- Using Lambdas and Streams in Java 8 - May 18, 2016